Buy(0)
Inquiry(0)
Dear customers, due to the implementation of the GDPR policy in Europe, UTSOURCE has also made adjustment accordingly to meet the policy requirements. Please read the new privacy policy carefully and this window will no longer pop up after you accept it.
Delivery Address
+ Add Address
The new shipping address
* Please fill in the cell phone number correctly to make sure that you can receive the tracking info in time.
Country Code
Favorite
Utsource certified used parts
Utsource certified used parts provide the following guarantees:
1. Utsource will inspect the goods, including appearance inspection (no serious damage to the appearance), select qualified and honest suppliers, and ensure 98% qualification rate.
2. Some parts are tested by machine.
3. Utsource certified parts can be returned and refunded unconditionally within 60 days.
Description
REV 1.4,1.8+/-.05V,105C
All product names, trademarks, brands and logos used on this site are the property of their respective owners. The depiction, description or sale of products featuring these names, trademarks, brands and logos is for identification purposes only and is not intended to indicate any affiliation with or authorization by any rights holder.
The MPC7410 is a PowerPC? reduced instruction set computing (RISC) microprocessor. This document describes pertinent electrical and physical characteristics of the MPC7410. For functional characteristics of the processor, refer to the MPC7410 RISC Microprocessor User’s Manual.
Overview
The MPC7410 is the second implementation of the fourth generation (G4) microprocessors from Freescale. The MPC7410 implements the full PowerPC 32-bit architecture and is targeted at both computing and embedded systems applications.
Some comments on the MPC7410 with respect to the MPC750:
● The MPC7410 adds an implementation of the new AltiVecTM technology instruction set.
● The MPC7410 includes significant improvements in memory subsystem (MSS) bandwidth and offers an optional, high-bandwidth MPX bus interface.
● The MPC7410 adds full hardware-based multiprocessing capability, including a five-state cache coherency protocol (four MESI states plus a fifth state for shared intervention).
● The MPC7410 is implemented in a next generation process technology for core frequency improvement.
● The MPC7410 floating-point unit has been improved to make latency equal for double- and single-precision operations involving multiplication.
● The completion queue has been extended to eight slots.
● There are no other significant changes to scalar pipelines, decode/dispatch/completion mechanisms, or the branch unit. The MPC750 four-stage pipeline model is unchanged (fetch, decode/dispatch, execute, complete/writeback).
Some comments on the MPC7410 with respect to the MPC7400:
● The MPC7410 adds configurable direct-mapped SRAM capability to the L2 cache interface.
● The MPC7410 adds 32-bit interface support to the L2 cache interface. The MPC7410 implements a 19th L2 address pin (L2ASPARE on the MPC7400) in order to support additional address range.
● The MPC7410 removes support for 3.3-V I/O on the L2 cache interface.
Features
This section summarizes features of the MPC7410 implementation of the PowerPC architecture. Major features of the MPC7410 are as follows:
● Branch processing unit
— Four instructions fetched per clock
— One branch processed per cycle (plus resolving two speculations)
— Up to one speculative stream in execution, one additional speculative stream in fetch
— 512-entry branch history table (BHT) for dynamic prediction
— 64-entry, four-way set-associative branch target instruction cache (BTIC) for eliminating branch delay slots
● Dispatch unit
— Full hardware detection of dependencies (resolved in the execution units)
— Dispatch two instructions to eight independent units (system, branch, load/store, fixed-point unit 1, fixed-point unit 2, floating-point, AltiVec permute, AltiVec ALU)
— Serialization control (predispatch, postdispatch, execution serialization)
● Decode
— Register file access
— Forwarding control
— Partial instruction decode
● Completion
— Eight-entry completion buffer
— Instruction tracking and peak completion of two instructions per cycle
— Completion of instructions in program order while supporting out-of-order instruction execution, completion serialization, and all instruction flow changes
● Fixed point units (FXUs) that share 32 GPRs for integer operands
— Fixed point unit 1 (FXU1)—multiply, divide, shift, rotate, arithmetic, logical
— Fixed point unit 2 (FXU2)—shift, rotate, arithmetic, logical — Single-cycle arithmetic, shifts, rotates, logical — Multiply and divide support (multi-cycle)
— Early out multiply
● Three-stage floating-point unit and a 32-entry FPR file
— Support for IEEE Std 754TM single- and double-precision floating-point arithmetic
— Three-cycle latency, one-cycle throughput (single- or double-precision)
— Hardware support for divide
— Hardware support for denormalized numbers
— Time deterministic non-IEEE mode
● System unit
— Executes CR logical instructions and miscellaneous system instructions
— Special register transfer instructions
● AltiVec unit
— Full 128-bit data paths
— Two dispatchable units: vector permute unit and vector ALU unit.
— Contains its own 32-entry, 128-bit vector register file (VRF) with 6 renames
— The vector ALU unit is further subdivided into the vector simple integer unit (VSIU), the vector complex integer unit (VCIU), and the vector floating-point unit (VFPU).
— Fully pipelined
● Load/store unit
— One-cycle load or store cache access (byte, half word, word, double word)
— Two-cycle load latency with 1-cycle throughput
— Effective address generation
— Hits under misses (multiple outstanding misses)
— Single-cycle unaligned access within double-word boundary
— Alignment, zero padding, sign extend for integer register file
— Floating-point internal format conversion (alignment, normalization)
— Sequencing for load/store multiples and string operations
— Store gathering
— Executes the cache and TLB instructions
— Big- and little-endian byte addressing supported
— Misaligned little-endian supported
— Supports FXU, FPU, and AltiVec load/store traffic
— Complete support for all four architecture AltiVec DST streams
● Level 1(L1) cache structure
— 32 Kbyte, 32-byte line, eight-way set-associative instruction cache (iL1)
— 32 Kbyte, 32-byte line, eight-way set-associative data cache (dL1)
— Single-cycle cache access
— Pseudo least-recently-used (LRU) replacement
— Data cache supports AltiVec LRU and transient instructions algorithm
— Copy-back or write-through data cache (on a page-per-page basis)
— Supports all PowerPC memory coherency modes
— Nonblocking instruction and data cache
— Separate copy of data cache tags for efficient snooping
— No snooping of instruction cache except for ICBI instruction
● Level 2 (L2) cache interface
— Internal L2 cache controller and tags; external data SRAMs
— 512-Kbyte, 1-Mbyte, and 2-Mbyte two-way set-associative L2 cache support
— Copy-back or write-through data cache (on a page basis, or for all L2)
— 32-byte (512-Kbyte), 64-byte (1-Mbyte), or 128-byte (2-Mbyte) sectored line size
— Supports pipelined (register-register) synchronous BurstRAMs and pipelined (register-register) late write synchronous BurstRAMs
— Supports direct-mapped mode for 256 Kbytes, 512 Kbytes, 1 Mbyte, or 2 Mbytes of SRAM (either all, half, or none of L2 SRAM must be configured as direct-mapped)
— Core-to-L2 frequency divisors of ÷1, ÷1.5, ÷2, ÷2.5, ÷3, ÷3.5, and ÷4 supported
— 64-bit data bus which also supports 32-bit bus mode
— Selectable interface voltages of 1.8 and 2.5 V
● Memory management unit
— 128-entry, two-way set-associative instruction TLB
— 128-entry, two-way set-associative data TLB
— Hardware reload for TLBs
— Four instruction BATs and four data BATs
— Virtual memory support for up to 4 hexabytes (252) of virtual memory
— Real memory support for up to 4 gigabytes (232) of physical memory
— Snooped and invalidated for TLBI instructions
● Efficient data flow
— All data buses between VRF, load/store unit, dL1, iL1, L2, and the bus are 128 bits wide
— dL1 is fully pipelined to provide 128 bits/cycle to/from the VRF
— L2 is fully pipelined to provide 128 bits per L2 clock cycle to the L1s.
— Up to eight outstanding, out-of-order, cache misses between dL1 and L2/bus
— Up to seven outstanding, out-of-order transactions on the bus
— Load folding to fold new dL1 misses into older, outstanding load and store misses to the same line
— Store miss merging for multiple store misses to the same line. Only coherency action taken (that is, address only) for store misses merged to all 32 bytes of a cache line (no data tenure needed).
— Two-entry finished store queue and four-entry completed store queue between load/store unit and dL1
— Separate additional queues for efficient buffering of outbound data (castouts, write throughs, and so on) from dL1 and L2
● Bus interface
— MPX bus extension to 60x processor interface
— Mode-compatible with 60x processor interface
— 32-bit address bus
— 64-bit data bus
— Bus-to-core frequency multipliers of 2x, 2.5x, 3x, 3.5x, 4x, 4.5x, 5x, 5.5x, 6x, 6.5x, 7x, 7.5x, 8x, 9x supported
— Selectable interface voltages of 1.8, 2.5, and 3.3 V
● Power management
— Low-power design with thermal requirements very similar to MPC740 and MPC750
— Low-voltage processor core
— Selectable interface voltages can reduce power in output buffers
— Three static power saving modes: doze, nap, and sleep — Dynamic power management
● Testability
— LSSD scan design
— IEEE Std 1149.1? JTAG interface
— Array built-in self test (ABIST)—factory test only
— Redundancy on L1 data arrays and L2 tag arrays
● Reliability and serviceability
— Parity checking on 60x and L2 cache buses
Some Part number from the same manufacture
Same catergory
10000 buyer reviews from United States
Patricia Miller
Length of registration:7 years
I recently ordered an IC SFH6343 from your company and I am very pleased with its performance. The IC is reliable and efficient, and it has been working great in my project. It is easy to use and the instructions were clear and concise. I am very satisfied with the quality of the product and the customer service I received. Thank you for providing me with a great product and excellent customer ser
0
0
Reply0
03/17/2023
Harry Bauder
Length of registration:3 years
The packaging is exquisite, the high-end atmosphere is high-end, it can be seen that the merchants are very attentive. The baby is really good, it is the same as the picture, there is no difference, it is really good value for money, good quality and low price
0
0
Reply0
01/09/2023
Stephen Ballentine
Length of registration:3 years
I enjoyed learning how to use these. Fixed another broken project with it. Excellent quality, and it arrived in a protective tube designed to prevent damage.
1
0
Reply0
01/09/2023
Joe Ritch
Length of registration:3 years
The order is accepted, decorated and shipped quickly. Packing is good. Tracking works. Satisfied
1
0
Reply0
01/09/2023
Gordon C Whitten
Length of registration:3 years
The goods are received on time, until I checked, as I will check the feedback. The seller sent on time, everything came safe and sound.
0
0
Reply0
01/04/2023
Glenn Hann
Length of registration:3 years
rec'd chips; great packing for international shipping; thx for making small quantities available of these hard to find items!
0
0
Reply0
12/22/2022
Lammi
Length of registration:3 years
Fantastic customer support, my order arrived very fast and well packed. All around a fantastic experience and nice to have a place to buy lower quanties of hard to find chips.
0
0
Reply0
12/22/2022
Shawn Long
Length of registration:3 years
I enjoyed learning how to use these. Fixed another broken project with it. Excellent quality, and it arrived in a protective tube designed to prevent damage.
0
0
Reply0
12/19/2022
arturo solano
Length of registration:3 years
I received the parts swift and well packed. Thanks for the great service.
0
0
Reply0
12/19/2022
John Hernandez
Length of registration:3 years
I enjoyed learning how to use these. Fixed another broken project with it. Excellent quality, and it arrived in a protective tube designed to prevent damage.
0
0
Reply0
12/19/2022
European payment method
Asia payment method
America payment method
International payment method
Latest shipping video More
Order
Payment
Shipping
Gift Coupon/Plus service
Returning
Returns are normally accepted when completed within 60 days from the date of the parcel delivered.
Defective ( Please provide a third party quality report of nonconforming products)
Return Freight charges must be prepaid; we will not accept COD shipments.
Warranty
All UTSOURCE purchases have a 60 days money back return policy, plus a 90 days UTSOURCE warranty against any manufacturing defects.This warranty shall not apply to any item where defects have been caused by improper customer assembly, failure by customer to follow instructions, product modification, negligent or improper operation.
MPC7410RX500LE
MPC7410RX500LE has several brands around the world that may have alternate names for MPC7410RX500LE due to regional differences or acquisition. MPC7410RX500LE may also be known as the following names:
BUYING OPTIONS
Stock Status: 5000
Minimum: 1
Total Price:
Unit Price:24.66000
UTSOURCE
Country:
United States
Express:(FEDEX, UPS, DHL, TNT)Free shipping on first 0.5kg for orders over 200$,Overweight will be charged separately
JudyCustomer Manager
sales@utsource.com
(888) 766 5577
+86 15302769052
+1 (312)899-4831
(whatsapp only)
Your dedicated customer service, providing you the best service at any time.
3 sellers Choices
Stop production experts, we can provide a large number of electronic components that have been stopped production and are difficult to find, to facilitate the maintenance company
Reply to
submit